Mercurial > repos > siwaa > redelac_stics_s

annotate redelacSticsSimulator.R @ 6:41f652e6616f draft

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
"planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
author siwaa
date Tue, 26 Sep 2023 15:21:42 +0000
parents 70ae7516e925
children 2586f7dbcde1
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
2
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
1 library(SticsRFiles)
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
2 library(SticsOnR)
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
3 library(parallel)
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
4 library(doParallel)
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
5 library(readxl)
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
6
6
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
7 sessionInfo()
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
8
2
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
9 workspace <- paste0(getwd(), "/WS")
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
10 javastics_path <- getwd()
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
11 default_config_path <- paste0(javastics_path, "/config")
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
12
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
13 txt_path <- paste0(getwd(), "/WS/txt_files")
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
14
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
15 # List of successive USMs
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
16 successive_usms_file <- ("successionPlan.csv")
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
17 successive_usms_tab <- read.csv(file = file.path(workspace, successive_usms_file), sep =";")
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
18
6
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
19 args = commandArgs(trailingOnly = TRUE)
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
20
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
21 parallel <- (args[1] == "parallel")
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
22 nbSlots <- as.integer(args[2])
2
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
23
6
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
24 if (parallel) {
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
25 cl <- makeCluster(nbSlots)
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
26 print(cl)
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
27 registerDoParallel(cl)
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
28 `%dordopar%` <- `%dopar%`
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
29 } else {
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
30 `%dordopar%` <- `%do%`
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
31 }
2
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
32
6
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
33 result <- foreach(i=1:nrow(successive_usms_tab),
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
34 .packages = c("foreach", "SticsRFiles", "SticsOnR") ) %dordopar% {
2
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
35
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
36 nusms <- as.numeric(successive_usms_tab[i,2])
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
37
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
38 vec <- as.character(successive_usms_tab[i,c(3:(2+nusms))])
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
39
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
40 list_successive_usms <- list(vec)
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
41
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
42 sim_options <- stics_wrapper_options(javastics = javastics_path,
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
43 stics_exe = paste0(javastics_path,"/bin/stics_modulo"),
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
44 workspace = txt_path,
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
45 verbose = TRUE,
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
46 successive = list_successive_usms)
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
47 list_usms <- vec
4
70ae7516e925 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/94d9549470e1fe96ae832b04bea58b2f1c5663fc/tools/REDELACSticsSimulator commit 94d9549470e1fe96ae832b04bea58b2f1c5663fc-dirty"
siwaa
parents: 3
diff changeset
48
6
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
49 return(stics_wrapper(model_options = sim_options, situation = list_usms))
4
70ae7516e925 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/94d9549470e1fe96ae832b04bea58b2f1c5663fc/tools/REDELACSticsSimulator commit 94d9549470e1fe96ae832b04bea58b2f1c5663fc-dirty"
siwaa
parents: 3
diff changeset
50
6
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
51 }
2
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
52
6
41f652e6616f "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/f8a7aebffe0c850bef03045efa3772aca6cd51c2/tools/REDELACSticsSimulator commit f8a7aebffe0c850bef03045efa3772aca6cd51c2-dirty"
siwaa
parents: 4
diff changeset
53 if (parallel) stopCluster(cl)
2
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
54
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
55 for (i in 1:nrow(successive_usms_tab)) { #i=1
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
56 if (i == 1) {
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
57 simPCP <- result[[i]]
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
58 } else {
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
59 simPCP$sim_list <- c(simPCP$sim_list, result[[i]]$sim_list)
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
60 }
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
61
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
62 }
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
63
ea8e91473dc8 "planemo upload for repository https://forgemia.inra.fr/redelac/redelac-toolbox/-/tree/4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4/tools/REDELACSticsSimulator commit 4c3e6dc71284e3eecf1cfa8402aaf12dc49c1ee4-dirty"
siwaa
parents:
diff changeset
64 save(simPCP, file = "results.RData")